notbugAs an Amazon Associate I earn from qualifying purchases.
Want a good read? Try FreeBSD Mastery: Jails (IT Mastery Book 15)
Want a good monitor light? See my photosAll times are UTC
Ukraine
This referral link gives you 10% off a Fastmail.com account and gives me a discount on my Fastmail account.

Get notified when packages are built

A new feature has been added. FreshPorts already tracks package built by the FreeBSD project. This information is displayed on each port page. You can now get an email when FreshPorts notices a new package is available for something on one of your watch lists. However, you must opt into that. Click on Report Subscriptions on the right, and New Package Notification box, and click on Update.

Finally, under Watch Lists, click on ABI Package Subscriptions to select your ABI (e.g. FreeBSD:14:amd64) & package set (latest/quarterly) combination for a given watch list. This is what FreshPorts will look for.

Port details
gplcver Verilog HDL simulator
2.12.a cad on this many watch lists=0 search for ports that depend on this port Find issues related to this port Report an issue related to this port View this port on Repology. pkg-fallout 2.12.aVersion of this port present on the latest quarterly branch.
There is no maintainer for this port.
Any concerns regarding this port should be directed to the FreeBSD Ports mailing list via ports@FreeBSD.org search for ports maintained by this maintainer
Port Added: 2005-12-29 03:53:04
Last Update: 2022-09-07 21:58:51
Commit Hash: fb16dfe
License: GPLv2
WWW:
https://sourceforge.net/projects/gplcver/
Description:
GPL Cver is a full 1995 P1364 Verilog standard HDL simulator. It also implements some of the 2001 P1364 standard features including all three PLI interfaces (tf_, acc_ and vpi_) as defined in the 2001 Language Reference Manual (LRM). Verilog is the name for both a language for describing electronic hardware called a hardware description language (HDL) and the name of the program that simulates HDL circuit descriptions to verify that described circuits will function correctly when the are constructed. Verilog is used only for describing digital logic circuits. Other HDLs such as Spice are used for describing analog circuits. There is an IEEE standard named P1364 that standardizes the Verilog HDL and the behavior of Verilog simulators. Verilog is officially defined in the IEEE P1364 Language Reference Manual (LRM) that can be purchased from IEEE. There are many good books for learning that teach the Verilog HDL and/or that teach digital circuit design using Verilog.
Homepage    cgit ¦ Codeberg ¦ GitHub ¦ GitLab ¦ SVNWeb

Manual pages:
FreshPorts has no man page information for this port.
pkg-plist: as obtained via: make generate-plist
Expand this list (4 items)
Collapse this list.
  1. bin/cver
  2. /usr/local/share/licenses/gplcver-2.12.a/catalog.mk
  3. /usr/local/share/licenses/gplcver-2.12.a/LICENSE
  4. /usr/local/share/licenses/gplcver-2.12.a/GPLv2
Collapse this list.
Dependency lines:
  • gplcver>0:cad/gplcver
To install the port:
cd /usr/ports/cad/gplcver/ && make install clean
To add the package, run one of these commands:
  • pkg install cad/gplcver
  • pkg install gplcver
NOTE: If this package has multiple flavors (see below), then use one of them instead of the name specified above.
PKGNAME: gplcver
Flavors: there is no flavor information for this port.
distinfo:
SHA256 (gplcver-2.12a.src.tar.bz2) = f7d94677677f10c2d1e366eda2d01a652ef5f30d167660905c100f52f1a46e75 SIZE (gplcver-2.12a.src.tar.bz2) = 1224470

Packages (timestamps in pop-ups are UTC):
gplcver
ABIaarch64amd64armv6armv7i386powerpcpowerpc64powerpc64le
FreeBSD:13:latest2.12.a2.12.a2.12.a2.12.a2.12.a-2.12.a-
FreeBSD:13:quarterly2.12.a2.12.a2.12.a2.12.a2.12.a2.12.a2.12.a2.12.a
FreeBSD:14:latest2.12.a2.12.a2.12.a2.12.a2.12.a2.12.a-2.12.a
FreeBSD:14:quarterly2.12.a2.12.a-2.12.a2.12.a2.12.a2.12.a2.12.a
FreeBSD:15:latest2.12.a2.12.an/a2.12.an/a2.12.a2.12.a2.12.a
FreeBSD:15:quarterly--n/a-n/a---
Dependencies
NOTE: FreshPorts displays only information on required and default dependencies. Optional dependencies are not covered.
Build dependencies:
  1. gmake>=4.3 : devel/gmake
There are no ports dependent upon this port

Configuration Options:
===> The following configuration options are available for gplcver-2.12.a: DOCS=on: Build and/or install documentation ===> Use 'make config' to modify these settings
Options name:
cad_gplcver
USES:
tar:bzip2 gmake
FreshPorts was unable to extract/find any pkg message
Master Sites:
Expand this list (56 items)
Collapse this list.
  1. http://cfhcable.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  2. http://cytranet.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  3. http://deac-ams.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  4. http://deac-fra.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  5. http://deac-riga.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  6. http://downloads.sourceforge.net/project/gplcver/gplcver/2.12a/
  7. http://excellmedia.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  8. http://freefr.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  9. http://gigenet.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  10. http://ixpeering.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  11. http://jaist.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  12. http://jztkft.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  13. http://kumisystems.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  14. http://liquidtelecom.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  15. http://nchc.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  16. http://netactuate.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  17. http://netcologne.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  18. http://netix.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  19. http://onboardcloud.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  20. http://phoenixnap.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  21. http://razaoinfo.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  22. http://sinalbr.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  23. http://sitsa.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  24. http://sonik.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  25. http://tenet.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  26. http://udomain.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  27. http://ufpr.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  28. http://versaweb.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  29. https://cfhcable.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  30. https://cytranet.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  31. https://deac-ams.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  32. https://deac-fra.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  33. https://deac-riga.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  34. https://downloads.sourceforge.net/project/gplcver/gplcver/2.12a/
  35. https://excellmedia.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  36. https://freefr.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  37. https://gigenet.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  38. https://ixpeering.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  39. https://jaist.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  40. https://jztkft.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  41. https://kumisystems.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  42. https://liquidtelecom.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  43. https://nchc.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  44. https://netactuate.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  45. https://netcologne.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  46. https://netix.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  47. https://onboardcloud.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  48. https://phoenixnap.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  49. https://razaoinfo.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  50. https://sinalbr.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  51. https://sitsa.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  52. https://sonik.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  53. https://tenet.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  54. https://udomain.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  55. https://ufpr.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
  56. https://versaweb.dl.sourceforge.net/project/gplcver/gplcver/2.12a/
Collapse this list.

Number of commits found: 22

Commit History - (may be incomplete: for full details, see links to repositories near top of page)
CommitCreditsLog message
07 Sep 2022 21:58:51
commit hash: fb16dfecae4a6efac9f3a78e0b759fb7a3c53de4commit hash: fb16dfecae4a6efac9f3a78e0b759fb7a3c53de4commit hash: fb16dfecae4a6efac9f3a78e0b759fb7a3c53de4commit hash: fb16dfecae4a6efac9f3a78e0b759fb7a3c53de4 files touched by this commit
Stefan Eßer (se) search for other commits by this committer
Remove WWW entries moved into port Makefiles

Commit b7f05445c00f has added WWW entries to port Makefiles based on
WWW: lines in pkg-descr files.

This commit removes the WWW: lines of moved-over URLs from these
pkg-descr files.

Approved by:		portmgr (tcberner)
2.12.a
07 Sep 2022 21:10:59
commit hash: b7f05445c00f2625aa19b4154ebcbce5ed2daa52commit hash: b7f05445c00f2625aa19b4154ebcbce5ed2daa52commit hash: b7f05445c00f2625aa19b4154ebcbce5ed2daa52commit hash: b7f05445c00f2625aa19b4154ebcbce5ed2daa52 files touched by this commit
Stefan Eßer (se) search for other commits by this committer
Add WWW entries to port Makefiles

It has been common practice to have one or more URLs at the end of the
ports' pkg-descr files, one per line and prefixed with "WWW:". These
URLs should point at a project website or other relevant resources.

Access to these URLs required processing of the pkg-descr files, and
they have often become stale over time. If more than one such URL was
present in a pkg-descr file, only the first one was tarnsfered into
the port INDEX, but for many ports only the last line did contain the
port specific URL to further information.

There have been several proposals to make a project URL available as
a macro in the ports' Makefiles, over time.
(Only the first 15 lines of the commit message are shown above View all of this commit message)
2.12.a
20 Jul 2022 14:20:58
commit hash: b46abf8056cc9f1f1f579710126929b99b36f966commit hash: b46abf8056cc9f1f1f579710126929b99b36f966commit hash: b46abf8056cc9f1f1f579710126929b99b36f966commit hash: b46abf8056cc9f1f1f579710126929b99b36f966 files touched by this commit
Tobias C. Berner (tcberner) search for other commits by this committer
cad: remove 'Created by' lines

A big Thank You to the original contributors of these ports:

  *  AMAKAWA Shuhei <amakawa@jp.FreeBSD.org>
  *  Alexey Dokuchaev <danfe@FreeBSD.org>
  *  Anders Andersson <anders@hack.org>
  *  Bruce M Simpson <bms@FreeBSD.org>
  *  Christoph Moench-Tegeder <cmt@FreeBSD.org>
  *  David Yeske <dyeske@gmail.com>
  *  Diane Bruce <db@db.net>
  *  Joachim Strombergson <watchman@ludd.ltu.se>
  *  Johnny Sorocil <jsorocil@gmail.com>
  *  Julian Jenkins <kaveman@magna.com.au>
  *  Marc Fonvieille <blackend@FreeBSD.org>
(Only the first 15 lines of the commit message are shown above View all of this commit message)
2.12.a
06 Apr 2021 14:31:07
commit hash: 305f148f482daf30dcf728039d03d019f88344ebcommit hash: 305f148f482daf30dcf728039d03d019f88344ebcommit hash: 305f148f482daf30dcf728039d03d019f88344ebcommit hash: 305f148f482daf30dcf728039d03d019f88344eb files touched by this commit
Mathieu Arnold (mat) search for other commits by this committer
Remove # $FreeBSD$ from Makefiles.
2.12.a
19 Jun 2019 10:16:48
Revision:504533Original commit files touched by this commit
danfe search for other commits by this committer
- Fix the checks to avoid using `sys/dir.h' and thus undeprecate
- Define LICENSE (GPLv2) and install supplied documentation files
2.12.a
12 Jun 2019 06:52:51
Revision:504003Original commit files touched by this commit
bapt search for other commits by this committer
Mark as deprecated a bunch of abandonware using sys/dir.h

sys/dir.h is going to be phased out soon, so mark as deprecated non maintained
abandonware using it.

PR:		21519
2.12.a
20 Jan 2017 20:33:31
Revision:431996Original commit files touched by this commit
sunpoet search for other commits by this committer
Update WWW: SF redirects to https://sourceforge.net/projects/<PROJECT_NAME>/
2.12.a
09 Jun 2014 11:21:53
Revision:357139Original commit files touched by this commit
olgeni search for other commits by this committer
Remove indefinite articles and trailing periods from COMMENT, plus
minor COMMENT typos and surrounding whitespace fixes. Categories A-C.

CR:		D196
Approved by:	portmgr (bapt)
2.12.a
01 Jun 2014 14:48:08
Revision:356131Original commit files touched by this commit
ohauer search for other commits by this committer
- USE_(BZIP2|XZ) -> USES=tar:(bzip2|xz)
2.12.a
27 Feb 2014 13:43:28
Revision:346330Original commit files touched by this commit
ehaupt search for other commits by this committer
Support staging
2.12.a
20 Sep 2013 15:58:42
Revision:327711Original commit files touched by this commit
bapt search for other commits by this committer
Add NO_STAGE all over the place in preparation for the staging support (cat:
cad)
2.12.a
16 Jun 2011 10:41:31
Original commit files touched by this commit
bapt search for other commits by this committer
Point to the new home
Make it fetchable again
2.12.a
20 Mar 2011 12:54:45
Original commit files touched by this commit
miwi search for other commits by this committer
- Get Rid MD5 support
2.12.a
27 Oct 2008 15:59:27
Original commit files touched by this commit
tabthorpe search for other commits by this committer
- Reassign to ports
2.12.a
23 Aug 2007 04:00:04
Original commit files touched by this commit
tabthorpe search for other commits by this committer
- change maintainer address on ports I maintain

Approved by:    clsung (mentor)
2.12.a
21 Jul 2007 01:21:52
Original commit files touched by this commit
ijliao search for other commits by this committer
'actually' pass maintainership
2.12.a
21 Jul 2007 01:20:50
Original commit files touched by this commit
ijliao search for other commits by this committer
upgrade to 2.12.a
pass maintainership to submitter

PR:             114768
Submitted by:   Thomas Abthorpe <thomas@goodking.ca>
2.11.a
03 Aug 2006 03:26:38
Original commit files touched by this commit
clsung search for other commits by this committer
- maintainer is a committer
2.11.a
20 Jan 2006 14:18:34
Original commit files touched by this commit
arved search for other commits by this committer
Fix build on sparc
2.11.a
19 Jan 2006 23:31:12
Original commit files touched by this commit
kris search for other commits by this committer
BROKEN on sparc64: Does not compile
2.11.a
04 Jan 2006 05:56:54
Original commit files touched by this commit
edwin search for other commits by this committer
Fix maintainership (set to submitter)
2.11.a
29 Dec 2005 03:48:58
Original commit files touched by this commit
edwin search for other commits by this committer
[NEW PORT] cad/gplcver: A Verilog HDL simulator

        GPL Cver is a full 1995 P1364 Verilog standard HDL simulator.
        It also implements some of the 2001 P1364 standard features
        including all three PLI interfaces (tf_, acc_ and vpi_) as
        defined in the 2001 Language Reference Manual (LRM).

        Verilog is the name for both a language for describing
        electronic hardware called a hardware description language
        (HDL) and the name of the program that simulates HDL circuit
        descriptions to verify that described circuits will function
        correctly when the are constructed. Verilog is used only
        for describing digital logic circuits. Other HDLs such as
        Spice are used for describing analog circuits. There is an
        IEEE standard named P1364 that standardizes the Verilog HDL
        and the behavior of Verilog simulators.  Verilog is officially
        defined in the IEEE P1364 Language Reference Manual (LRM)
        that can be purchased from IEEE. There are many good books
        for learning that teach the Verilog HDL and/or that teach
        digital circuit design using Verilog.

        WWW: http://www.pragmatic-c.com/gpl-cver/

PR:             ports/80968
Submitted by:   Ying-Chieh Liao <ijliao@csie.nctu.edu.tw>

Number of commits found: 22