notbugAs an Amazon Associate I earn from qualifying purchases.
Want a good read? Try FreeBSD Mastery: Jails (IT Mastery Book 15)
Want a good monitor light? See my photos
All times are UTC
Ukraine
Port details
silice Language that simplifies prototyping and writing algorithms for FPGAs
g20260322 cad on this many watch lists=1 search for ports that depend on this port Find issues related to this port Report an issue related to this port View this port on Repology. pkg-fallout g20221229_1Version of this port present on the latest quarterly branch.
Maintainer: yuri@FreeBSD.org search for ports maintained by this maintainer
Port Added: 2023-01-08 09:42:33
Last Update: 2026-03-22 18:16:51
Commit Hash: 536fbc9
People watching this port, also watch:: zapret2, indi, zapret, ldview, qelectrotech
Also Listed In: java
License: GPLv3
WWW:
https://github.com/sylefeb/Silice
Description:
Silice is an easy-to-learn, powerful hardware description language, that allows both to prototype ideas quickly and then refine designs to be compact and efficient. Silice achieves this by offering a few, carefully designed high level design primitives atop a low level description language. In particular, Silice allows to write and combine algorithms, pipelines and per-cycle logic in a coherent, unified way. It features a powerful instantiation-time pre-processor, making it easy to describe parametric designs. Silice offers a ready-to-go design environment, supporting many FPGA boards, both open-source and proprietary. It natively supports simulation and formal verification. Silice syntax is simple, explicit and easy to read, and should feel familiar to C programmers and Verilog designers alike. Silice comes with a ton of examples. The build system already supports many popular boards such as the IceBreaker, de10-nano, ULX3S, Fomu and IceStick. Silice works great with the open-source FPGA toolchain (yosys/nextpnr/icestorm), see our Ice40 and ECP5 examples. You do not need an FPGA to start with Silice: designs and their outputs (e.g. VGA signals) can be simulated and visualized.
Homepage    cgit ¦ Codeberg ¦ GitHub ¦ GitLab ¦ SVNWeb - no subversion history for this port

Manual pages:
FreshPorts has no man page information for this port.
pkg-plist: as obtained via: make generate-plist
Expand this list (151 items)
Collapse this list.
  1. /usr/local/share/licenses/silice-g20260322/catalog.mk
  2. /usr/local/share/licenses/silice-g20260322/LICENSE
  3. /usr/local/share/licenses/silice-g20260322/GPLv3
  4. bin/silice
  5. bin/silice-make.py
  6. share/silice/frameworks/boards/README.md
  7. share/silice/frameworks/boards/TROUBLESHOOTING.md
  8. share/silice/frameworks/boards/bare/bare.sh
  9. share/silice/frameworks/boards/bare/bare.v
  10. share/silice/frameworks/boards/bare/board.json
  11. share/silice/frameworks/boards/boards.json
  12. share/silice/frameworks/boards/brot/board.json
  13. share/silice/frameworks/boards/brot/brot.pcf
  14. share/silice/frameworks/boards/brot/brot.v
  15. share/silice/frameworks/boards/colorlight/board.json
  16. share/silice/frameworks/boards/colorlight/colorlight.v
  17. share/silice/frameworks/boards/colorlight/colorlight_i9_v7.2.lpf
  18. share/silice/frameworks/boards/crosslink_nx_evn/board.json
  19. share/silice/frameworks/boards/crosslink_nx_evn/crosslink_nx_evn.pdc
  20. share/silice/frameworks/boards/crosslink_nx_evn/crosslink_nx_evn.sh
  21. share/silice/frameworks/boards/crosslink_nx_evn/crosslink_nx_evn.v
  22. share/silice/frameworks/boards/de10nano/board.json
  23. share/silice/frameworks/boards/de10nano/build.sdc
  24. share/silice/frameworks/boards/de10nano/de10nano.v
  25. share/silice/frameworks/boards/de10nano/pins.tcl
  26. share/silice/frameworks/boards/de2/board.json
  27. share/silice/frameworks/boards/de2/de2.v
  28. share/silice/frameworks/boards/de2/pins.tcl
  29. share/silice/frameworks/boards/ecpix5/board.json
  30. share/silice/frameworks/boards/ecpix5/ecpix5.lpf
  31. share/silice/frameworks/boards/ecpix5/ecpix5.v
  32. share/silice/frameworks/boards/fomu/board.json
  33. share/silice/frameworks/boards/fomu/fomu-hacker.pcf
  34. share/silice/frameworks/boards/fomu/fomu-hacker.sh
  35. share/silice/frameworks/boards/fomu/fomu-pvt1.pcf
  36. share/silice/frameworks/boards/fomu/fomu-pvt1.sh
  37. share/silice/frameworks/boards/fomu/fomu.v
  38. share/silice/frameworks/boards/formal/board.json
  39. share/silice/frameworks/boards/formal/formal.sh
  40. share/silice/frameworks/boards/formal/formal.v
  41. share/silice/frameworks/boards/icarus/board.json
  42. share/silice/frameworks/boards/icarus/icarus.sh
  43. share/silice/frameworks/boards/icarus/icarus.v
  44. share/silice/frameworks/boards/icebitsy/board.json
  45. share/silice/frameworks/boards/icebitsy/icebitsy.pcf
  46. share/silice/frameworks/boards/icebitsy/icebitsy.v
  47. share/silice/frameworks/boards/icebreaker/board.json
  48. share/silice/frameworks/boards/icebreaker/icebreaker.pcf
  49. share/silice/frameworks/boards/icebreaker/icebreaker.sh
  50. share/silice/frameworks/boards/icebreaker/icebreaker.v
  51. share/silice/frameworks/boards/icepi_zero/board.json
  52. share/silice/frameworks/boards/icepi_zero/icepi-zero.lpf
  53. share/silice/frameworks/boards/icepi_zero/icepi-zero.sh
  54. share/silice/frameworks/boards/icepi_zero/icepi_zero.v
  55. share/silice/frameworks/boards/icestick/board.json
  56. share/silice/frameworks/boards/icestick/icestick.pcf
  57. share/silice/frameworks/boards/icestick/icestick.py
  58. share/silice/frameworks/boards/icestick/icestick.sh
  59. share/silice/frameworks/boards/icestick/icestick.v
  60. share/silice/frameworks/boards/littlebee/board.json
  61. share/silice/frameworks/boards/littlebee/littlebee.cst
  62. share/silice/frameworks/boards/littlebee/littlebee.sh
  63. share/silice/frameworks/boards/littlebee/littlebee.v
  64. share/silice/frameworks/boards/mch2022/board.json
  65. share/silice/frameworks/boards/mch2022/mch2022.pcf
  66. share/silice/frameworks/boards/mch2022/mch2022.sh
  67. share/silice/frameworks/boards/mch2022/mch2022.v
  68. share/silice/frameworks/boards/minimal/board.json
  69. share/silice/frameworks/boards/minimal/minimal.sh
  70. share/silice/frameworks/boards/minimal/minimal.v
  71. share/silice/frameworks/boards/mojov3/board.json
  72. share/silice/frameworks/boards/mojov3/mojov3.ucf
  73. share/silice/frameworks/boards/mojov3/mojov3.v
  74. share/silice/frameworks/boards/musbx/board.json
  75. share/silice/frameworks/boards/musbx/musbx.pcf
  76. share/silice/frameworks/boards/musbx/musbx.v
  77. share/silice/frameworks/boards/musbx/musbx_v3.v
  78. share/silice/frameworks/boards/orangecrab/board.json
  79. share/silice/frameworks/boards/orangecrab/orangecrab.sh
  80. share/silice/frameworks/boards/orangecrab/orangecrab.v
  81. share/silice/frameworks/boards/orangecrab/pinout.lpf
  82. share/silice/frameworks/boards/riegel/board.json
  83. share/silice/frameworks/boards/riegel/riegel.pcf
  84. share/silice/frameworks/boards/riegel/riegel.v
  85. share/silice/frameworks/boards/tang_nano_20k/board.json
  86. share/silice/frameworks/boards/tang_nano_20k/tang_nano_20k.cst
  87. share/silice/frameworks/boards/tang_nano_20k/tang_nano_20k.sh
  88. share/silice/frameworks/boards/tang_nano_20k/tang_nano_20k.v
  89. share/silice/frameworks/boards/techgraph/board.json
  90. share/silice/frameworks/boards/techgraph/techgraph.sh
  91. share/silice/frameworks/boards/techgraph/techgraph.v
  92. share/silice/frameworks/boards/tinytapeout/board.json
  93. share/silice/frameworks/boards/tinytapeout/tinytapeout.sh
  94. share/silice/frameworks/boards/tinytapeout/tinytapeout.v
  95. share/silice/frameworks/boards/tinytapeout/tt_ecpix5.v
  96. share/silice/frameworks/boards/tinytapeout/tt_icebreaker.sh
  97. share/silice/frameworks/boards/tinytapeout/tt_icebreaker.v
  98. share/silice/frameworks/boards/tinytapeout/tt_icestick.sh
  99. share/silice/frameworks/boards/tinytapeout/tt_icestick.v
  100. share/silice/frameworks/boards/tinytapeout/tt_ulx3s.v
  101. share/silice/frameworks/boards/ulx3s/board.json
  102. share/silice/frameworks/boards/ulx3s/ulx3s.lpf
  103. share/silice/frameworks/boards/ulx3s/ulx3s.py
  104. share/silice/frameworks/boards/ulx3s/ulx3s.sh
  105. share/silice/frameworks/boards/ulx3s/ulx3s.v
  106. share/silice/frameworks/boards/ulx4m_ls/board.json
  107. share/silice/frameworks/boards/ulx4m_ls/ulx4m_ls.lpf
  108. share/silice/frameworks/boards/ulx4m_ls/ulx4m_ls.sh
  109. share/silice/frameworks/boards/ulx4m_ls/ulx4m_ls.v
  110. share/silice/frameworks/boards/verilator/board.json
  111. share/silice/frameworks/boards/verilator/verilator.sh
  112. share/silice/frameworks/boards/verilator/verilator.v
  113. share/silice/frameworks/libraries/memory_ports.si
  114. share/silice/frameworks/libraries/riscv/ice-v-dual/config_c.ld
  115. share/silice/frameworks/libraries/riscv/ice-v-dual/crt0.s
  116. share/silice/frameworks/libraries/riscv/ice-v-dual/header.h
  117. share/silice/frameworks/libraries/riscv/ice-v-dual/riscv-soc.si
  118. share/silice/frameworks/libraries/riscv/ice-v/config_c.ld
  119. share/silice/frameworks/libraries/riscv/ice-v/crt0.s
  120. share/silice/frameworks/libraries/riscv/ice-v/header.h
  121. share/silice/frameworks/libraries/riscv/ice-v/riscv-soc.si
  122. share/silice/frameworks/libraries/riscv/riscv-compile.lua
  123. share/silice/frameworks/templates/bram_generic.v.in
  124. share/silice/frameworks/templates/bram_wmask_byte.v.in
  125. share/silice/frameworks/templates/brom_generic.v.in
  126. share/silice/frameworks/templates/dualport_bram_altera.v.in
  127. share/silice/frameworks/templates/dualport_bram_generic.v.in
  128. share/silice/frameworks/templates/dualport_bram_wmask_byte.v.in
  129. share/silice/frameworks/templates/simple_dualport_bram_generic.v.in
  130. share/silice/frameworks/templates/simple_dualport_bram_generic_rw.v.in
  131. share/silice/frameworks/templates/simple_dualport_bram_wmask_byte.v.in
  132. share/silice/frameworks/templates/simple_dualport_bram_wmask_half_bytes.v.in
  133. share/silice/frameworks/verilator/PWMAudio.cpp
  134. share/silice/frameworks/verilator/PWMAudio.h
  135. share/silice/frameworks/verilator/ParallelScreen.cpp
  136. share/silice/frameworks/verilator/ParallelScreen.h
  137. share/silice/frameworks/verilator/README.md
  138. share/silice/frameworks/verilator/SPIScreen.cpp
  139. share/silice/frameworks/verilator/SPIScreen.h
  140. share/silice/frameworks/verilator/VgaChip.cpp
  141. share/silice/frameworks/verilator/VgaChip.h
  142. share/silice/frameworks/verilator/display.cpp
  143. share/silice/frameworks/verilator/display.h
  144. share/silice/frameworks/verilator/sdr_sdram.cpp
  145. share/silice/frameworks/verilator/sdr_sdram.h
  146. share/silice/frameworks/verilator/verilator_callbacks.h
  147. share/silice/frameworks/verilator/verilator_data.cpp
  148. share/silice/frameworks/verilator/verilator_main.cpp
  149. @owner
  150. @group
  151. @mode
Collapse this list.
USE_RC_SUBR (Service Scripts)
  • no SUBR information found for this port
Dependency lines:
  • silice>0:cad/silice
To install the port:
cd /usr/ports/cad/silice/ && make install clean
To add the package, run one of these commands:
  • pkg install cad/silice
  • pkg install silice
NOTE: If this package has multiple flavors (see below), then use one of them instead of the name specified above.
PKGNAME: silice
Flavors: there is no flavor information for this port.
distinfo:
TIMESTAMP = 1774197181 SHA256 (sylefeb-Silice-g20260322-73bebc45_GH0.tar.gz) = 0722318ac1f4024d9cfb84e0360ac4a603e605833ce2ff4bd7a462c943f1a5db SIZE (sylefeb-Silice-g20260322-73bebc45_GH0.tar.gz) = 36233853

Expand this list (8 items)

Collapse this list.

SHA256 (ultraembedded-fat_io_lib-0ef5c2bb_GH0.tar.gz) = 06dbb0ce01f9db7244e398e39dece539ae790f3ab219a8154de16a648cf6f58e SIZE (ultraembedded-fat_io_lib-0ef5c2bb_GH0.tar.gz) = 52463 SHA256 (sylefeb-tinygpus-498be1b8_GH0.tar.gz) = 7781639bde0e6df3e50dea0ae637ae2c3a83134921d3a67ed5f395ef316e5598 SIZE (sylefeb-tinygpus-498be1b8_GH0.tar.gz) = 1436158 SHA256 (sylefeb-LibSL-small-b1942d59_GH0.tar.gz) = 68b7ae5b4a83018bbb7960d334ebccd07eed4ad6a8f0bc97842d8b1066b73262 SIZE (sylefeb-LibSL-small-b1942d59_GH0.tar.gz) = 72748 SHA256 (pybind-pybind11-2dd52544_GH0.tar.gz) = 5bed60133551e749c83c0da6d10993dd3f698bee18c5bb9273e2fff718b27fb4 SIZE (pybind-pybind11-2dd52544_GH0.tar.gz) = 701049

Collapse this list.


Packages (timestamps in pop-ups are UTC):
silice
ABIaarch64amd64armv6armv7i386powerpcpowerpc64powerpc64le
FreeBSD:13:latest-g20221229_2---n/an/an/a
FreeBSD:13:quarterly-g20221229_1---n/an/an/a
FreeBSD:14:latest-g20221229_2------
FreeBSD:14:quarterly-g20221229_1----g20221229_1-
FreeBSD:15:latest-g20260322n/a-n/an/ag20221229_1-
FreeBSD:15:quarterly-g20221229_1n/a-n/an/a--
FreeBSD:16:latest-g20260322n/a-n/an/a--
Dependencies
NOTE: FreshPorts displays only information on required and default dependencies. Optional dependencies are not covered.
Build dependencies:
  1. bash : shells/bash
  2. cmake : devel/cmake-core
  3. java : java/openjdk21
  4. python3.11 : lang/python311
Test dependencies:
  1. python3.11 : lang/python311
Runtime dependencies:
  1. py311-edalize>0 : cad/py-edalize@py311
  2. java : java/openjdk21
  3. python3.11 : lang/python311
There are no ports dependent upon this port

Configuration Options:
No options to configure
Options name:
cad_silice
USES:
cmake:noninja java python shebangfix
FreshPorts was unable to extract/find any pkg message
Master Sites:
Expand this list (1 items)
Collapse this list.
  1. https://codeload.github.com/sylefeb/Silice/tar.gz/73bebc45?dummy=/
Collapse this list.

Number of commits found: 5

Commit History - (may be incomplete: for full details, see links to repositories near top of page)
CommitCreditsLog message
g20260322
22 Mar 2026 18:16:51
commit hash: 536fbc901d78dc4a973471a7a76cfecfc6b787f7commit hash: 536fbc901d78dc4a973471a7a76cfecfc6b787f7commit hash: 536fbc901d78dc4a973471a7a76cfecfc6b787f7commit hash: 536fbc901d78dc4a973471a7a76cfecfc6b787f7 files touched by this commit
Älven (alven) search for other commits by this committer
cad/silice: Update g20221229 => g20260322

* Add java to CATEGORIES
* Lift off limit to Java version (tested with OpenJDK 21)
* Fix and improve pkg-descr

Approved by:		yuri@ (maintainer, Mentor)
Approved by:	    	db@, yuri@ (Mentors, implicit)
Differential Revision:	https://reviews.freebsd.org/D56030
g20221229_2
26 Feb 2026 08:10:21
commit hash: 2baaf16375792e66c71bc985f99e147f90be47fccommit hash: 2baaf16375792e66c71bc985f99e147f90be47fccommit hash: 2baaf16375792e66c71bc985f99e147f90be47fccommit hash: 2baaf16375792e66c71bc985f99e147f90be47fc files touched by this commit
Ronald Klop (ronald) search for other commits by this committer
*/*: bump portrevision after java_default=21 update

PR:	272855
g20221229_1
31 Dec 2024 08:57:55
commit hash: 0835676e361bca74b28b09fe0425ed5ee958f26bcommit hash: 0835676e361bca74b28b09fe0425ed5ee958f26bcommit hash: 0835676e361bca74b28b09fe0425ed5ee958f26bcommit hash: 0835676e361bca74b28b09fe0425ed5ee958f26b files touched by this commit
Muhammad Moinur Rahman (bofh) search for other commits by this committer
Mk/**java.mk: Convert bsd.java.mk to USES

The following features have been added or changed:
- Instead of USE_JAVA use USES=java. This defaults to
  USES=java:build,run if NO_BUILD is undefined. Else it defaults to
  USES=java:run
- Instead of USE_ANT=yes use USES=java:ant which also implies
  USES=java:build
- Instead of JAVA_BUILD=yes use USES=java:build. Does not imply run or
  extract
- Instead of JAVA_EXTRACT=yes use USES=java:extract does not imply
  build or run
- Instead of JAVA_RUN=yes use USES=java:run does not imply extract or
  build
- Instead of USE_JAVA=<version> use USES=java and JAVA_VERSION=<version>

Approved by: mat (portmgr), glewis
Differential Revision:  https://reviews.freebsd.org/D48201
g20221229_1
23 Apr 2023 09:09:58
commit hash: 8d3e020ed032a8db00208994d0db646de7dc6f5bcommit hash: 8d3e020ed032a8db00208994d0db646de7dc6f5bcommit hash: 8d3e020ed032a8db00208994d0db646de7dc6f5bcommit hash: 8d3e020ed032a8db00208994d0db646de7dc6f5b files touched by this commit
Gerald Pfeifer (gerald) search for other commits by this committer
*: Bump PORTREVISIONs for math/mpc update to 1.3.1
g20221229
08 Jan 2023 09:40:50
commit hash: d726e22a21003c3b6f709d2d3b33adf8e652807ecommit hash: d726e22a21003c3b6f709d2d3b33adf8e652807ecommit hash: d726e22a21003c3b6f709d2d3b33adf8e652807ecommit hash: d726e22a21003c3b6f709d2d3b33adf8e652807e files touched by this commit
Yuri Victorovich (yuri) search for other commits by this committer
cad/silice: New port: Language that simplifies prototyping and writing
algorithms for FPGAs

Number of commits found: 5